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ABSTRACT 
A design for a microphone preamplifier for application in 
hearing aids is presented. The amplifier operates at a supply of 
1-1.5V, the current drain is 40pA. The maximum sound level 
allowed is more than 120 dB SPL ( Sound Pressure Level ), 
with a typical noise level of 25 dB(A) SPL (A-weighted). The 
amplifier is optimized for a capacitive microphone with a 
capacitance of 1.2pF. The amplifier is fully integrated in a 
0.7pm n-well CMOS technology . Design details concerning 
noise performance are analytically described. 
amplitude of the voltage generator is proportional to the incoming 
sound pressure. The proportionality constant, normally denoted the 
sensitivity, is usually in the range SmV/Pa-20mV/Pa. The 
sensitivity used everyvere in this paper is 15.8mVPa. 
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1. INTRODUCTION 
Current capacitive microphones for hearing aids use an electret 
design for the microphone.An electret microphone represent a 
capa-citive source for the preamplifier. Due to the low frequencies 
involved, the fact that microphones is miniaturized and source 
capacitance is diminishing, a need for preamplifiers with a very 
low noise current is needed. Thus achieving acceptable signal to 
noise ratios. In traditional designs, a junction FET in a source 
follower configuration is used to buffer the signal from the micro- 
phone. Due to gate leakage current and the relatively low value of 
the bias resistor ( 1-1OGQ ) the noise from a junction FET source 
follower can not be decreased. The value of the bias resistor can 
not be enlarged, because the leakage current imposes an upper 
bound. Other disadvantages of a junction FET source follower are, 
poor PSRR (Power Supply Rejection Ratio) and low output 
swing. In order to lower the noise current of the preamplifier, 
MOSFETS which show a negligible gate leakage current, can be 
used. Two zero biased diodes can then be used as bias resistors, 
obtaining very large equivalent bias resistance and at the same time 
serve as protection diodes. Based on this, a fully integrated 
preamplifier can then be designed to obtain a superior PSRR and 
full output swing. Traditional design obtain noise level of 27 dB 
SPL and maximum sound level of 110 dB SPL. PSRR in traditio- 
nal design is no more than 30dB. 
Others have designed integrated preamplifiers for electret 
microphones [6,8]. So far no solution has been presented that 
could compete with the ordinary junction FET source follower 
addressing SNR (Signal to Noise Ratio). 
2. AMPLIFIER TOPOLOGY 
An electret microphone (Fig.1) consists of a capacitor which is 
charged by a permanent electric field, One off the capacitors plates 
acts as a diaphragm. The microphone can be represented as a 
voltage generator Vmic and a capacitor Cmic in series. The 
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Fig. 1. Equivalent circuit for an electret microphone. 
The amplifier topology used is a Differential Difference Amplifier 
(DDA) [5,9]. The amplifier topology is showed in Fig. 2 where 
Cmic is the capacitance of the microphone, C, is the parasitic bon- 
ding capacitance and Cf is the feedback capacitance. The small 
signal resistance of the parallel diodes is denoted Rdiodes. And last 
the V,f is used to set the DC voltage level at the output. A block 
diagram of the DDA is showed in Fig. 3. 
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Fig. 2. Amplifier topology utilizing DDA. 
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Fig. 3. Block diagram of DDA. 
The DDA consist of two V-+I  converters (diffl and diff2), a 
I+V converter and a gain k. Transconductances of diffl an diff2 is 
denoted Gml and Gm2. Below the unity gain frequency of the 
DDA the transfer function from Vmic to V, can be calculated to : 
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And from V,f to Vu : 
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Where 
+ cmic 
cf Gm2 and q=--------- 
Gml 
1 
Rdiodes (cmic + cf + c p  
W O  = 
R1 
We see that it is desirable if q << 1. Then A&) equals the gain of a 
charge amplifier. And the gain A,f(s), will be very small above a,. 
q << 1 can be obtained by Cmic/Cf<< R2/R1 and Gm2 << Gml. 
3. LOW-NOISE DESIGN OF INPUT STAGE 
3.1. Configuration 
The input stage chosen is a standard differential stage. The input 
stage corresponds to diffl in the DDA. A differential stage is not 
the optimum choice for a low-noise design [2] but in this case it is 
convenient because the DC common mode voltage value, at the 
input diffl, can be set arbitrarily. In our case it is grounded. This 
would not have been possible with any other type of input stage. 
dif f 1 c 
Fig. 4. Input stage configuration. 
The noise from the input stage is represented by the noise voltage 
Vnoise. This represents thermal noise and l/f noise from the input 
stage. The bias resistor generated noise is represented by InoiseR. 
We will in the following only consider frequencies above 1/2nC,i,. 
In order to calculate the SNR we will refer the noise to the input. 
this can be calculated to : 
2 1 Vneqi = I 2  . noiseR 
(W. cmic l2 
In our case this noise voltage should be weighted by the A weigh- 
ting function in order to obtain the SNR(A). The A weighting 
function is showed in Fig. 5 .  Input transistors are assumed to ope- 
rate in weak inversion, possibly moderate inversion as resent mea- 
surements show that noise in PMOS transistors is due to mobility 
fluctuations and not carrier number fluctuations [ 1,7]. Therefore 
they should preferably be biased in strong inversion. If possible. 
3.2. Minimisation of Input Transistor Noise 
The noise from the input stage can be divided into three noise 
sources. Bias resistor white noise, white noise of input transistors 
and l/f noise of input transistors. We will refer these to the input. 
First we define the following : 
c o x  : 
Id : 
K :  
Kf : 
K, : 
L :  
Ld : 
T :  
vt : 
w :  
Thin oxide capacitance pr. square. 
MOST (MOS transistor) drain current. 
Boltzmans constant 1.38. 
MOST l/f noise parameter. 
Transconductance parameter MOST. 
MOST channel length. 
Underdiffusion length. 
Temperature in Kelvin. 
KT/q = 26mV @ T=3OO0K. 
MOST channel length. 
3.2.1. Bias resistor generated noise 
(4) 
As we see the noise from the bias resistor is moved to lower 
frequencies as the resistor gets larger. So it is advantageous that 
the bias resistor is as large as possible. The best way of imple- 
menting very large resistors onchip is to implement them as 
junction diodes. Two zero biased diodes will be as noisy as 
resistor with the Value of : 
Where Ite& = lOfA for a minimum diode. This gives us at 
theoretically value of Rbias = 1.3TQ. 
3.2.2. Transistor generated thermal noise 
For the input referred transistor generated thermal noise, 
there exist an optimal gate area. This gate area gives minimal 
transistor generated thermal noise. 
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It is located at : 
, Where a = 1 +9Ld/2L. (6) WL = 
And the minimal input referred transistor generated thermal 
noise is : 
cp + Cmic + cf 
c o x a  
3.2.3. Transistor generated l/f noise 
Again there exists a minimum. This is located at 
(8) 
cp + so,,, + c f 
coxa 
W L = 3  
And the value associated with this minimum is : 
3.3. Optimizing for lowest noise 
As we see from equation 6 and 8, there exists two different opti- 
mal gate areas, where the thermal respectively the l/f noise is mi- 
nimal. The gate area for minimal l/f noise is three times larger than 
the gate area for minimal thermal noise. The noise corner frequen- 
cy of the input transistors determines which gate area should be 
chosen. In this design, the noise corner is placed at a fairly low 
frequency. So I have chosen gate area for minimal thermal noise. 
Normally one would have to use numerically optimization using 
SPICE. But as SPICE MOST models underestimates thermal noise 
in moderate inversion this solution is not accurate. One solution is 
to use the EKV (Enz- Krummenacher- Vitoz) MOST model [3]. 
3.4. Minimisation of Total Noise 
The total noise from the 
the input transistors and from all other transistors. Having mini- 
mized noise from input transistor one should assure that contri- 
butions from all other transistors are negligible to those of the 
input transistors. This is easily done, keeping in mind, that the 
transconductance g, of the input transistors should be larger than 
all other transistors. Input transistors gatelengths should be shorter 
than all other transistors. 
4. OVERALL DESIGN 
The schematic of the amplifier is showed in Fig. 6. It consists of 5 
sections. A current reference [4], input stage (Diffl), bias input 
stage (DifE), folded cascode and last a single transistor output 
stage. This configuration has been chosen because of its ability to 
operate at very low voltages. The current reference is a standard 
current reference with the two PMOS transistors operating in weak 
inversion [4]. Input stage Diffl is operated at a larger current than 
Diff2. This is to reduce noise and assure a total gain close to 
Cf/Cmic. The cascodes are operated close to V,,. This is to assure 
that Diffl can handle voltages as low as V,, on its input. Output 
stage is a single transistor biased by a current generator and 
millercompensated by a capacitor. Bias input stage (Diff2) is 
connected to Vdd and Out. Resistors are chosen in such a way that 
the bias voltage at the output always is Vdd/2. Last the input is 
biased by two diodes of minimum size. This is two assure the best 
SNR possible. These diodes serve as ESD protection diodes also. 
5. EXPERIMENTAL RESULTS 
The amplifier has been integrated with a 1.2pF capacitance 
simulating the microphone capacitance. Another version without 
the 1.2pF capacitance is being fabricated unbonded. This version is 
supposed to be bonded to a commercial electret microphone. At the 
moment only measurements on the version with a capacitance of 
1.2pF has been performed. 
5.1. Static Measurements 
It has been verified that the amplifier can operate at a supply vol- 
tage of 1V-1.5V. The current drain was simulated to 30pA and 
measured to 36pA -4OpA. The measured outputsving is approx. 
0.5Vp at a supply voltage of 1.5V. This corresponds to a maximum 
input sound level of more than 120 dB SPL. 
amplifier consist of contributions from 
I I I 
Cascades vss Outputstage Current Diffl Diff2 
Refference 
Fig. 6. Schematic for complete amplifier. 
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5.2. Dynamic Measurements 
During the test of the amplifier it was noticed that when the am- 
plifier was overloaded it saturated and returned to normal opera- 
tion very slowly. This saturated state may last for several minutes. 
This can be explained as follows. When the amplifier is saturated, 
then the high impedant node at the input is charged. The only 
current discharging the node, is the leakage current of the bias 
diodes. As this current is very small, the discharging may take 
some time. Furthermore the dc gain from the high impedant node 
to the output is very large (approx. 300 times). This worsens the 
saturation problem. A solution is to enlarge the biasing diode 
leakage current a little, and to decrease the DC gain from the high 
impedant node to the output. 
Gain has been measured to 2.96 - 9.42dB @ 1kHz.. This was 
simulated to 3.03 - 9.63dB @ IkHz. Fig. 8 shows the measured 
gain Amic as a function of the frequency. The peak located at 
300kHz is due to capacitive loading of lOOpF(cab1es). 
Fig. 8. Measured gain Ami, (dB) as a function of frequency. 
Frequency : lOOHz to 4MegHz. 5dBIdiv. Gain = 9.42dB @ lkhz. 
Fig. 9. Simulated and measured noise at the output of the ampli- 
fier. Frequency: lOOHz to 1OkHz. Scale : Onv to 800nv(Rms). 
The noise at the output of the amplifier has been measured and 
simulated (fig. 9). This is worth a notice. The white noise level is 
approx. 6dB higher than simulated. It is at the moment not clari- 
fied why this disproportion exists. Some of the transistors are bia- 
sed in moderate inversion and as SPICE overestimates the trans- 
conductance in this area, this might explain some of the difference 
between measurements and simulation. Simulation has to be done 
using the EKV MOST model [3]. This has not yet been done as 
this model level not is an integrated feature of SPICE. 
The low frequency noise is much lower than expected. This is 
quite surprising. The noise comer is situated at a very low fre- 
quency (approx. 40Hz ). This is though, only based on 
measurements from 10 samples of a single run. So while white 
noise is larger than expected the low frequency noise is smaller. 
The total noise level was simulated to 24B(A) SPL. And it was 
measured to 25dB(A).The frequency range was lOOHz to 1OKhz. 
6. CONCLUSION 
A preamplifier optimized for capacitive microphones with a very 
low source capacitance has been presented. It utilizes a new de- 
sign. A DDA is used to amplify the signal from the microphone. 
Expressions for optimal gatearea concerning noise are given. 
The preamplifier is implemented in a CMOS 0.7pm technology. 
Noise measurements differs from the simulations. White noise is 
larger and low frequency noise is smaller. This has not yet been 
explained. The total measured noise level is equivalent to 25dB(A) 
SPL. This compared with the maximum sound level allowed of 
more than 120 dB SPL gives us a dynamic range of 95dB at a 
supply voltage of 1 SV. 
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